

Fig. 1 (Prior Art)






Fig.2 (Prior Art)



Pig. 34



Pig.3B





Fig. 4





|              |                          | <u></u>               |                            |       |       |      |             |      |       |       |         |      |       |      |      |      |
|--------------|--------------------------|-----------------------|----------------------------|-------|-------|------|-------------|------|-------|-------|---------|------|-------|------|------|------|
|              |                          | ADD<br>D<br>LATCH     | RESET                      | RESET | RESET | LOAD | PREV        | PREV | PREV  | PREV  | PREV    | PREV | PREV  |      |      |      |
|              | <b>JUTPUTS (LATCHES)</b> | SLEEP<br>(SLP)        | RESET                      | RESET | RESET | PREV | SEI         | SET  | PREV  | RESET | RESET   | PREV | PREV  |      |      |      |
|              | OUTPUTS                  | DEV<br>SEL<br>(DSEL)  | RESET                      | RESET | RESET | PREV | PREV        | PREV | RESET | PREV  | PREV    | 됬    | RESET |      |      |      |
|              |                          | LOCK<br>001<br>(LOUT) | RESET                      | RESET | RESET | SS   | PREV        | PREV | PREV  | PREV  | PREV    | PREV | PREV  |      |      |      |
| C            |                          | MATCH                 | ~                          | ~     | ×     | ×    | ×           | ×    | ×     | ×     | ×       | 1    | 1     |      |      |      |
| SELECT LOGIC | SELECT LOG<br>INPUTS     |                       | SLEEP<br>(SLP)             | ×     | ×     | X    | ×           | X    | ×     | ×     | ×       | ><   | 0     | 0    |      |      |
| 0,           |                          | (13SO)<br>13S<br>13O  | Χ                          | 1     | χ     | χ    | χ           | 1    | Х     | 1     | 1       | 1    | 1     |      |      |      |
|              |                          | (LOUT)                | Х                          | Χ     | Χ     | 0    | 1           | 1    | Х     | 1     | -       | 1    | -     |      |      |      |
|              |                          |                       | (00)<br>(00)<br>(1)<br>(1) | 1     | 1     | 0    | 1           | 1    | 1     | 1     | 1       | 1    | -     | -    |      |      |
|              |                          |                       |                            |       |       |      | DATA<br>BUS | 00=1 | 1=00  | X     | DEV ADD | 01=1 | 01=1  | 03=1 | 02=1 | 02=1 |
|              |                          | TAC<br>BUS<br>(HEX)   | 01H                        | 0FH   | ×     | H80  | 01H         | OFH. | 01H   | 01H   | OFH.    | 02н  | .02H  |      |      |      |

Pig.6

|                      | •                     | ENABLE               | & SELECT O     | UT LOGIC                 |                      |                            |
|----------------------|-----------------------|----------------------|----------------|--------------------------|----------------------|----------------------------|
|                      | INP                   | UTS                  |                |                          | OUTPUTS              |                            |
| LOW<br>VCC<br>(LVCC) | LOCK<br>OUT<br>(LOUT) | DEV<br>SEL<br>(DSEL) | SLEEP<br>(SLP) | INPUT<br>ENABLE<br>(IEN) | SEL<br>OUT<br>(SOUT) | DECODER<br>ENABLE<br>(DEN) |
| 0                    | Х                     | Х                    | Χ              | SEL IN                   | 0                    | 0                          |
| 1                    | 0                     | Х                    | Х              | SEL IN                   | 0                    | SEL IN                     |
| 1 .                  | 1                     | 0                    | 0              | SEL IN                   | SEL IN               | 0                          |
| 1                    | 1                     | 0                    | 1              | SEL IN                   | SEL IN               | 0                          |
| 1                    | 1                     | 1                    | 0              | 1                        | -SEL IN              | 1                          |
| 1                    | 1                     | 1                    | 1              | SEL IN                   | SEL IN               | 0                          |

Fig. 7








Fig. 9




Fig. 10

|        | · ·         |                   | )(        | <del></del> | T             |                   |                   | 1 -              | 7                  | <del></del>                     |                         | <del></del>        | <del></del>      | <del>,</del>        | -             |                    | 1                | T         | T                 |
|--------|-------------|-------------------|-----------|-------------|---------------|-------------------|-------------------|------------------|--------------------|---------------------------------|-------------------------|--------------------|------------------|---------------------|---------------|--------------------|------------------|-----------|-------------------|
|        |             | COMMENTS          | LOW POWER | LOW POWER   | DESELECT MODE | LOAD PACKET ADDR. | LOAD SECTOR ADDR. | LOAD BLOCK ADDR. | INCR. PACKET ADDR. | LOAD BYTE ADDR. SET INCR ON/OFF | LOAD PGM DATA REGISTERS | SELECT CONTROL REG | LOAD DATA TO REG | INCREMENT BYTE REG. | LATCH SA DATA | CLEAR CONTROL REG. | CLEAR ADDR. REG. | READ DATA | READ CONTROL REG. |
|        | €           | <u> 176c</u>      | 0         | 0           | -             | _                 | -                 | -                | -                  | -                               | -                       | -                  |                  | -                   | -             | -                  | -                | -         | -                 |
|        | 0UT/IN      |                   | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | _         | -                 |
|        |             | 롱                 | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | -             | 0                  | 0                | 0         | 0                 |
|        | M<br>M<br>M |                   | 0         | 0           | 0'            | 0                 | 0                 | 0                | 0                  | 0                               | _                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
| S      |             | 쯽                 | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | Ö                   | 0             | 0                  | 0                | -         | 0                 |
| INPUTS | WREG        |                   | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | _                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        |             | RCR<br>RCR        | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | -                 |
|        | 쏤           |                   | -         | -           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | -                  | 0                | 0         | 0                 |
|        | 8           | SREG              | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 0                               | 0                       | -                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        | CLRADO      |                   | 0         | 0           | -             | _                 | -                 | -                | _                  | _                               | -                       | -                  | _                | 0                   | 0             | ı                  | 0                | -         | _                 |
|        |             | 롨                 | 0         | 0           | 0             | .0                | 1                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        | M           |                   | 0         | 0           | 0             | -                 | 0                 | 0                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        |             | Æ                 | 0         | 0           | 0             | 0                 | 0                 | 0                | -                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        | BAI         |                   | 0         | 0           | 0             | 0                 | 0                 | -                | 0                  | 0                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        |             | BAL               | 0         | 0           | 0             | 0                 | 0                 | 0                | 0                  | 1                               | 0                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 0         | 0                 |
|        | 图           |                   | 0         | 0           | 0             | 0.                | 0                 | 0                | 0                  | 0                               | į                       | 0                  | 0                | 0                   | 0             | 0                  | 0                | 5         | 0                 |
|        | SEL         | DECODER<br>ENABLE | 0         | 0           | 0             | ı                 | 1                 | ļ                | 1                  | -                               | l                       | ļ                  | l                | ļ                   | 1             | l                  | l                | 1         | 1                 |
|        | DEV SEI     |                   | ×         | X           | 0             | ×                 | ×                 | ×                | X                  | X                               | ×                       | ×                  | X                | Х                   | ×             | ×                  | X                | Х         | ×                 |
| TS     | LOCK OUT    | SLEEP             | ×         | 1           | 0             | X                 | Х                 | ×                | ×                  | ×                               | ×                       | ×                  | X                | X                   | ×             | ×                  | X                | X         | ×                 |
| INPUTS | 10CK        |                   | 0         | -           | -             | ×                 | Х                 | X                | ×                  | Х                               | Х                       | Х                  | Х                | ×                   | ×             | ×                  | ×                | ×         | ×                 |
|        | i           | DAIA.<br>BUS      | XXXXXXX   | XXXXXXX     | xxxxxxx       | e/dxxaaaaa        | хааааааа          | xaaaaaaa         | XXXXXXX            | e/dxxaaaaa                      | рррррррр                | XXTTTT             | ppppppppp        | XXXXXXXX            | xxxxxxx       | xx001000           | xx010000         | 2222222   | 2222222           |
|        | TAG         | EX)               | HXX       | ХхН         | НX            | 03H               | 04H               | 05H              | 17H                | H60                             | OAH                     | 器                  | H20              | 9                   | 핂             | PH<br>PH           |                  | 191       | 1AH               |

Rig. 11

| ID CODE  | [3] [2] [1] [0] | BIT 3 BIT 2 BIT 1 BIT 0 |
|----------|-----------------|-------------------------|
| ID CODE  | [3] [2]         | BIT 3 BIT 2             |
| ER 00H   | [4]             | BIT 4                   |
|          | [2]             | S 118                   |
|          | [6]             | BIT 6                   |
| REGISTER | [7]             | BIT 7                   |

Fig. 12B

|   | REGISTER OTH |       |       | BLOCK      | BLOCK ADDRESS           |          |       |
|---|--------------|-------|-------|------------|-------------------------|----------|-------|
|   | A22          | A21   | A 20  | A18        | A 18                    | A17      | A16   |
|   | BIT 6        | BIT 5 | BIT 4 | BIT 3      | BIT 2                   | BIT 1    | BIT 0 |
|   |              |       |       |            |                         |          |       |
|   | REGISTER 02H |       |       | ECTOR ADDR | SECTOR ADDRESS REGISTER | <u>~</u> |       |
| 1 | A15          | A14   | A13   | A12        | A11                     | A10      | Ag    |
|   | BIT 0        | BIT 5 | BIT 4 | BIT 3      | BIT 2                   | BIT 1    | BIT 0 |

Fig. 12C

|                         |   | i     |
|-------------------------|---|-------|
|                         | A5  | BIT 0 |
| .R                      | A 6                                       | BIT 1 |
| ESS REGISTE             | A7  | BIT 2 |
| PACKET ADDRESS REGISTER | A8  | BIT 3 |
| Ь                       | Ax  | PIT 4 |
|                         |   | BIT 5 |
| REGISTER 03H            |   | 9IT 6 |
| REGISTE                 | PACKET<br>INCREMENT<br>ENABLE/<br>DISABLE | 817   |

|                       |   |         | 17 |
|-----------------------|---|---------|----|
|                       |   | BIT 0   |    |
| ~                     | Ao                                      | BIT 1   |    |
| BYTE ADDRESS REGISTER | A1                                      | BIT 2   |    |
| Byte addre            | A2                                      | BIT 3   |    |
|                       | A                                       | BIT 4   |    |
|                       | A4                                      | . BIT 5 |    |
| REGISTER 04H          |   | BIT 6   |    |
| REGISTI               | BYTE<br>INCREMENT<br>ENABLE/<br>DISABLÉ | BIT 7   |    |

|              |                                       | BIT 0 |
|--------------|---------------------------------------|-------|
|              |                                       | BIT 1 |
| POL A        |                                       | BIT 2 |
| CONTROL /    |                                       | BIT 3 |
|              | REF<br>VOLTAGE<br>GENERATOR<br>ENABLE | BIT 4 |
|              |                                       | BIT 5 |
| REGISTER 05H |                                       | BIT 6 |
| REGISTI      |                                       | BIT 7 |

Fig. 12F

|      | 1.12C |
|------|-------|
|      | Ü,    |
|      | 7     |
| 0    |       |
| BH 0 |       |

음

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

811 7

WORD LINE TRIM
TRIM<

CONTROL B

REGISTER 06H

|              |   | BIT 0 |
|--------------|---|-------|
|              |   | BIT 1 |
| CONTROL C    | ·   | BIT 2 |
| CONTE        |   | BIT 3 |
|              |   | BIT 4 |
|              | ENABLE<br>WORD<br>LINE<br>SWITCH                      | BIT 5 |
| REGISTER 07H | CONNECT<br>PROGRAM<br>VOLTAGE<br>TO BIT<br>LINE (PGM) | BIT 6 |
| REGISTE      | ENABLE<br>LOW<br>CURRENT<br>PUMP                      | 811 7 |

| REGISTER                                 | .R 08H                            |                                   |       | CONT                                     | CONTROL D                                |                                   |                                   |
|--|-----------------------------------|-----------------------------------|-------|--|--|-----------------------------------|-----------------------------------|
| ENABLE<br>S.A.<br>REFERENCE<br>GENERATOR | BIT LINE<br>TRIM<br>(READ)<br>[0] | BIT LINE<br>TRIM<br>(READ)<br>[0] | ·     | SENSE<br>MARGIN<br>TRIM<br>(READ)<br>[3] | SENSE<br>MARGIN<br>TRIM<br>(READ)<br>[2] | SENSE<br>MARGIN<br>TRIM<br>(READ) | SENSE<br>MARGIN<br>TRIM<br>(READ) |
| 8IT 7                                    | BIT 6                             | S 118                             | BIT 4 | S 118                                    | 8IT 2                                    | 1 118                             | BIT 0                             |

|             |                               |       | Fig. 121 |
|-------------|-------------------------------|-------|----------|
|             | DESELCT<br>ALL MAIN<br>LINES  | BIT 0 |          |
|             | SELECT<br>ALL ERASE<br>BLOCKS | BIT 1 |          |
| CONTROL E   | SELECT<br>ALL MAIN<br>BLOCKS  | BIT 2 |          |
| CONT        | DESELCT<br>ALL WORD<br>LINES  | BIT 3 |          |
|             | SELECT<br>ALL WORD<br>LINES   | BIT 4 |          |
|             |                               | BIT 5 |          |
| EGISTER 09H |                               | BIT 6 |          |
| REGIST      |                               | 7 118 |          |

|              |                                | i     | Hig. 12K |
|--------------|--------------------------------|-------|----------|
|              | FLOAT<br>BIT<br>LINES          | BIT 0 |          |
|              | DISCHARGE BIT LINES            | BIT 1 |          |
| ROL F        |                                | BIT 2 |          |
| CONTROL F    |                                | BIT 3 | :        |
|              |                                | BIT 4 |          |
|              |                                | BIT 5 |          |
| REGISTER OAH |                                | BIT 6 |          |
| REGISTE      | CONNECT<br>DL BUS TO<br>DZ BUS | BIT 7 |          |

|             |                              |         | 120.127 |
|-------------|------------------------------|---------|---------|
|             |                              | BIT 0   |         |
|             |                              | BIT 1   |         |
| CONTROL G   |                              | BIT 2   | -       |
| CONTE       |                              | . BIT 3 |         |
|             | ENABLE<br>SENSE<br>CIRCUITS  | BIT 4   |         |
|             |                              | BIT 5   |         |
| EGISTER OBH | BYPASS<br>PROGRAM<br>LATCHES | BIT 6   |         |
| REGISTE     |                              | 811 7   |         |

|             |                                    | BIT 0 |
|-------------|------------------------------------|-------|
|             | ENABLE<br>HIGH<br>CURRENT<br>PUMP  | 917 1 |
| CONTROL H   | ENABLE<br>BL SWITCH                | BIT 2 |
| CONT        | BIT LINE<br>TRIM<br>PROGRAM<br>[0] | BIT 3 |
|             | BIT LINE<br>TRIM<br>PROGRAM<br>[1] | BIT 4 |
|             | BIT LINE<br>TRIM<br>PROGRAM<br>[2] | BIT 5 |
| EGISTER OCH |                                    | BIT 6 |
| REGISTI     | Í                                  | BIT 7 |

| <br>EGISTER ODH                 |                                       |                                       | CONTROL                               | ROL 1                                 |                        |       |
|---------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|------------------------|-------|
| <br>ENABLE<br>NEGATIVE<br>PUMPS | SOURCE<br>LINE TRIM<br>(ERASE)<br>[2] | SOURCE<br>LINE TRIM<br>(ERASE)<br>[1] | SOURCE<br>LINE TRIM<br>(ERASE)<br>[0] | ENABLE<br>SOURCE<br>SWITCH<br>CIRCUIT | WORD<br>LINE<br>SUPPLY |       |
| BIT 6                           | . BIT 5                               | 8IT 4                                 | 811 3                                 | BIT 2                                 | 917 1                  | BIT 0 |

Fig. 12W






Fig. 13








Fig. 16





Fig. 17






Fig. 18B




Fig. 19




Fig. 20A




Fig.20B








Fig. 21












Fig.25






Fig.26